Thickness engineered tunneling field-effect transistors (TE-TFET) as a high performance ultrascaled steep transistor is proposed. This device exploits a specific property of 2D materials: layer thickness dependent energy bandgap (Eg). Unlike the conventional hetero-junction TFETs, TE-TFET uses spatially varying layer thickness to form a hetero-junction. This offers advantages by avoiding the interface states and lattice mismatch problems. Furthermore, it boosts the ONcurrent to 1280µA/µm for 15nm channel length. TE-TFET shows a channel length scalability down to 9nm with constant field scaling E = VDD/L ch = 30V /nm. Providing a higher ON current, phosphorene TE-TFET outperforms the homojunction phosphorene TFET and the TMD TFET in terms of extrinsic energy-delay product. In this work, the operation principles of TE-TFET and its performance sensitivity to the design parameters are investigated by the means of full-band atomistic quantum transport simulation.
I. INTRODUCTION
Since first experimental realization of SS < 60mV /dec [1] in tunnel field-effect transistors (TFETs), these devices have been the main candidate for reduction of supply voltage V DD and energy consumption in electronic devices. TFETs lower the energy consumption of a transistor by removing the hot carrier injection from the source region of the transistor. However, TFETs have 2 main challenges: 1) small ON-current and 2) channel length scaling.
The small ON-current challenge of TFET is even more pronounced in the conventional CMOS channel materials, namely Si and Ge. These materials have an indirect gap which requires phonon assistance for band-toband tunneling (BTBT). Si has also a large Eg which further reduces I ON . Smaller band gap channel materials such as Ge can improve the tunneling current and I ON , however they also increase the I OF F , hence degrade the I ON /I OF F ratio [2] . Previously, several designs have been proposed to increase the ON-current of TFETs such as 1) heterostructure channels [3, 4] , 2) dielectric engineering [5, 6] 3) internal polarization [7] , and 4) 2D materials [8] [9] [10] .
Heterostructure channels improve the performance of TFETs by using small Eg as source, Si as channel material to improve I ON while keeping I OF F small. Unfortunately, the large lattice mismatch [11, 12] and interface states [13] [14] [15] between the materials prevent the formation of an ideal heterojunction. Artifical heterojunctions based on a single channel material have been achieved in graphene by varying the width of graphene nanoribbon (GNR) [16] . However, the edge roughness and device-todevice variations due to the lack of atomic level control in top down fabrication pose a big challenge for their technology development [17] [18] [19] . * fanchen@purdue.edu
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Source Drain Novel 2D materials have interesting properties which can be used to provide artificial heterostructures. The bandgap of transition metal dichacogenides (TMDs), graphene and phosphorene depends on the layer thickness [20] [21] [22] [23] [24] . In these materials, artificial heterojunctions can be achieved by spatially varying the layer thickness [25] . Unlike the GNR heterojunctions where a sub-nanometer width control is required, a spatially varying layer thickness can be easily achieved with 2D material exfoliation arXiv:1607.04065v1 [cond-mat.mes-hall] 14 Jul 2016 and transfer techniques [26, 27] . Therefore, a thickness engineered TFET (TE-TFET) which exploits this spatially varying layer thickness technique is proposed in this letter. TE-TFET is designed to have a small Eg in source and the channel near source and larger Eg in the rest of device. TE-TFET can be applied to any material that has a band gap dependence on layer thickness. In this work, phosphorene is chosen as the channel material due to the fact that multi-layer phosphorene is direct gap material [28, 29] and its bandgap range includes the optimum bandgap of 1.2 qV dd for TFET applications [30] [31] [32] . Although, the bandgap of TMD flakes depends on the flake thickness, only monolayer TMDs are direct gap materials.
A TE-TFET has several advantages: (1) Artificial heterojunction structure avoids the problems with lattice mismatch and interface states observed in a conventional heterojunction; (2) the ON-state current can be enhanced due to the small bandgap and small tunnel distance in source-channel interface; (3) the OFF-state current remains small because of the large Eg barrier inside the channel.
The device structure of the TE-TFET based on phosphorene is shown in Fig. 1a . The layer thickness and the length of the small band gap region inside the channel region are denoted by L ext and T ext . The dependence of device performance on these design parameters and total channel length L ch will be discussed in details in section III. Finally, the capacitance voltage (CV) characteristics and energy delay product comparison with homojunction phosphorene TFET are discussed.
II. SIMULATION DETAILS
The Hamiltonian of phosphorene is represented using a 10 band sp 3 d 5 s * second nearest neighbor tight binding model. The tight-binding parameters are well calibrated to match the band structure and effective mass from density function theory (DFT) HSE06 by the standard mapping method [33, 34] . Fig. 1b and Fig. 1c show the tight-binding bandstructure of 3L-and 1L-phosphorene, respectively. The Eg of phosphorene flakes with different number of layers are listed in Table I . The relative permittivity for both in-plane in and out-of-plane out are taken from [35] and are also listed in Table I . All the transport characteristics of the TE-TFET have been simulated using the self-consistent Poisson-Non Equilibrium Green s Function (NEGF) method in the multi-scale [36] and multi-physics [37, 38] Nano-Electronic MOdeling (NEMO5) tool [39] . The default parameters of the TE-TFET device (L ch , L ext and T ext shown in Fig. 1a ) are set to 12nm, 4nm and 3L respectively. V DS is 0.4V for L ch 12nm. Source and drain regions are doped with the doping level of 10 20 cm −3 . Equivalent oxide thickness (EOT) is set to 0.5nm. Constant field scaling E = 30V /nm is chosen for the device scaling, where E = V DD /L ch .
III. RESULTS AND DISCUSSION
The transfer characteristics (Id − V g) of TE-TFET compared against 1L, 2L, and 3L phosphorene TFETs is shown in Fig. 2 . All the Id − V g curves, except the 3L-TFET, are shifted to have the same I OF F of 10 −4 µA/µm. The minimum current of 3L-TFET is 4.131µA/µm, which is larger than the required I OF F level. Hence, 3L phosphorene TFET is shifted by the same voltage shift as that of the TE-TFET. Fig. 2 shows that TE-TFET has the advantages of both 3L and 1L homojunction TFETs: small I OF F of 1L-TFET and high ON-current of 3L-TFET. The I ON of about 700uA/um is achieved in TE-TFET with V DD = 0.4V , which is 2 times larger than 2L-TFET. I 60 , the current when SS becomes 60mV /dec [40] , in TE-TFET is about 10µA/µm which is larger by two orders compared to that of the best phosphorene TFET.
A comparison of TE-TFET against 3L-TFET in the ON-state and 1L-TFET in the OFF-state are shown in Fig. 3 ; the band diagrams along with energy resolved current of these devices are also plotted. At OFF state, as shown in Fig. 3a and b, TE-TFET has a larger barrier compared to the 3L-TFET which blocks the direct source-to-drain tunneling in the 1L section. TE-TFET thus achieves a small OFF-current. In the ON-state, shown in Fig. 3c and d, TE-TFET has a smaller tunnel distance compared to the 1L-TFET. Thus, TE-TFET is able to achieve a higher ON-current compared to 1L-TFET due to the smaller tunnel distance at the source-channel interface. TE-TFET has SS = 15mV /dec over four decades of drain current. In spite of high current levels in TE-TFET, its ON-current does not reach that of 3L-TFET due to the 1L barrier inside channel that blocks the current as shown in Fig. 3c and d.
The impact of device design parameters T ext and L ext on its performance is discussed for a TE-TFET with L ch = 12nm. As shown in Fig. 4a , 4L, 3L and 2L flakes are used in the extension region of TE-TFET which translate into a bandgap of 0.481eV, 0.570eV and 0.803eV respectively. The ON-current can be improved from 700µA/µm to 800µA/µm by replacing 3L with 4L in the extension region. TE-TFET with 2L extension still achieves an ON-current similar to 3L, but its I 60 degrades by two orders of magnitude. Fig. 4b shows the impact of L ext on the performance of TE-TFET; by increasing L ext from 1nm to 2nm, the ON current improves by an order of magnitude. However, the performance saturates for L ext beyond 2nm (up to 4nm). This minimum value of L ext is because for the cases where L ext is too short, the tunneling in the ON-state does not occur completely in the small Eg region. Hence, a lower ON-current is achieved with L ext below 2nm.
The I ON /I OF F ratio as a function of T ext and L ext for L ch = 12nm and 6nm is plotted in Fig. 4c . For the 6nm channel length with V DS of 0.2V (constant field scaling), the trend is similar to that of L ch = 12nm. The OFF current of TE-TFET with L ch = 6nm increases beyond 10 −4 µA/µm due to the fact that 1L barrier inside the channel is not long enough to block the leakage current. For a fair comparison, I ON is fixed to 10 2 µA/µm for T ext analysis, whereas I OF F is set to 10 −3 µA/µm for L ext study. It is worthwhile to mention that there is only a small range of V GS for L ch = 6nm in which the SS is smaller than 60mV /dec.
Constant field scaling E = 30V /nm of TE-TFETs is studied in this part (E = V DD /L ch ). Fig. 4d shows that the I ON /I OF F of TE-TFET is over 6 orders of magnitude for L ch above 9nm, however there is a noticeable increase in I OF F for the channel length of 6nm. Fig. 5a shows the impact of scaling on the total gate capacitance characteristics (C − V GS ). The gate capacitance is noticeably smaller than most TMD materials. This smaller capacitance originates from the smaller effective mass of phosphorene [31] . Unlike homojunctions, the CV curve of TE-TFET has a plateau region. This plateau in CV appears due to the strong density of states (DOS) modulation within the quantum well region. Fig. 5b illustrates the carrier density along the transport direction at the beginning and the end of the plateau region. In both cases, source Fermi level is aligned with the maximum DOS. From the beginning to the end, Ef s is aligned with a lower DOS due to the confinement. This decrease in DOS in the quantum well region compensates for the increase in DOS inside the 1L region and forms the plateau in the C-V curves. The length of the plateau region is different for different L ch since the carrier density is also influenced by the carrier injection from drain [41] . Compared to homojunction phosphorenene TFETs [31] , TE-TFETs exhibit higher ON-currents and slightly higher capacitances. These higher ON-currents translate to an improvement in 32 bit adder energy-delay product as shown in Fig. 6 . The 32-bit adder energy-delay product is calculated using BCB 3.0 model [42] in which the parasitic capacitances are taken into account. The circuit parameters required in BCB model are taken from ITRS roadmap.
IV. CONCLUSION
In conclusion, thickness engineered tunneling fieldeffect transistor (TE-TFET)is proposed and evaluated in this work. By taking advantage of flake-thicknessdependent direct bandgap in phosphorene, an artificial heterostructure TFET can be achieved. The absence of interface, between different materials in artificial heterojunctions, allows TE-TFET to avoid the interface states and lattice mismatch problems observed in conventional heterojunction TFETs while providing similar boost in the ON-current of 1280µA/µm with a 15nm channel length. TE-TFETs are scalable down to 9nm with constant field scaling E = V DD /L ch = 30V /nm. Offering higher ON-current, TE-TFETs outperform the best homojunction phosphorene TFETs and TMD TFETs in terms of circuit energy-delay product.
